

## Data Sheet

### **VL671**

Low Power USB 2.0 to USB 3.1 Gen1
Transaction Translator

September 03, 2018 Revision 0.80





# **Revision History**

Rev	Date	Note	Initial
0.80	09/03/2018	Preliminary release	HC



## Contents

Figures

List of Tables

Revision History       2         Contents       3         Figures       3         List of Tables       3         Product Features       4         VL671 System Overview       5         Pinout       6         Pin List       8         Pin Descriptions       9         Electrical Specification       11         Package Mechanical Specifications       15         Package Top Side Marking       17         Ordering Information       17
Figure 1 – VL671 Block Diagram
Table 1 - VL671 QFN-48 Pin List       8         Table 2 - VL671 QFN-40 Pin List       8



#### **Product Features**

#### **VL671**

Low Power High-Speed USB to Super-Speed USB Transaction Translator

#### ■Super-Speed USB (5Gb/s) and High-Speed USB (480Mb/s)

- -Compliant to Universal Serial Bus 3.1 Specification Revision 1.0, Gen1 Mode
- -Compliant to Universal Serial Bus Specification Revision 2.0
- -Support converting Bulk-Only Transport/Control/Interrupt/Isochronous type transaction between USB 2.0 and USB 3.1 protocol
- -Downstream port support USB 2.0 Hub
- -Integrated in-house Super-Speed USB PHY and USB 2.0 PHY

#### **■**High Performance ARM Cortex-M3 Microprocessor

-Powerful ARM 32-bit energy efficient processor

#### **■**Built-in Voltage Regulators

- -5.0V to 3.3V LDO
- -5.0V to 1.2V switching DC-DC

#### **■GPIOs for Special Function Usage**

- -8 GPIOs for customer special usage
- -UART interface that shared with GPIOs

#### ■Misc

- -Support power saving mode
- -Support external SPI flash for firmware upgrade
- -Integrated PLL with external 25MHz crystal

#### **■**Physical

- -QFN 48L green package (6x6x0.85 mm)
- -QFN 40L green package (5x5x0.85 mm)

#### **■**Applications

- -Digital Signage System
- -Zero-Client
- -Industrial printer
- -Mass production system for USB products
- -HD smart video surveillance system
- -High speed data acquisition system
- -Virtual Reality HMD (head-mounted display)



### VL671 System Overview

VIA Lab's VL671 is a unique High-speed USB 2.0 to Super-speed USB 3.1 Gen1 transaction translator. VL671 effectively converts USB High-speed transactions to Super-speed transactions and vice-versa. With this capability, VL671 enables USB 2.0 devices to work under a USB 3.1 downstream port which only provides Super-speed interface (no USB 2.0 capability under this USB 3.1 downstream port for specific reasons). Unlike all connected USB 2.0 devices share single 480Mb/s bandwidth on the regular USB 2.0 bus, the VL671-enabled USB 2.0 device have whole 480Mb/s bandwidth for its own use since the upstream of VL671 has converted to the Super-speed USB transaction whose communication protocol is point-to-point based.

To provide best user experience, VL671 also provides bypass mode. When the upstream port of the VL671 is connected to an USB 2.0 downstream port, the USB 2.0 signals are bypassed from the upstream port to the downstream port directly, and vice-versa. In the case that a Super-speed capable device is attached to the downstream port of the VL671, the Super-speed signals are bypassed from the upstream to the downstream port, and vice-versa. (Super-speed bypass mode only available on QFN48) The signal switches to enable the bypass mode are integrated in the VL671.

VL671 integrates in-house Super-speed PHY and USB 2.0 PHY and employs a very powerful ARM-based 32-bit microprocessor which allows the VL671 to quickly convert transactions/protocols between USB 2.0 and USB 3.1 with minimal delay. The external SPI ROM provides the flexibility for future firmware update and customization. GPIO pins and UART interface are supported to satisfy the requirements for different applications. VL671 works perfectly with a single power input from USB 5V bus to save customer BOM cost and is available on QFN 48L (6x6x0.85 mm) and QFN 40L (5x5x0.85 mm) green package.




Figure 1 - VL671 Block Diagram



#### **Pinout**




Figure 2 - VL671 QFN-48 Pin Diagram






Figure 3 - VL671 QFN-40 Pin Diagram



# Pin List

Table 1 - VL671 QFN-48 Pin List

Pin	Pin Name	Pin	Pin Name
1	DCGND	25	DMU
2	LX	26	DPU
3	DCVDD5	27	VCCU
4	GPIO_DBG0	28	OSCXO
5	VCC33	29	OSCXI
6	GPIO2	30	VDD
7	GPIO1	31	NC
8	TESTEN	32	NC
9	LDOVDD33	33	STRP0
10	LDOVDD5	34	RESET#
11	REXT	35	VCC33
12	MVDD12	36	GPIO6
13	USB3TXN_U	37	GPIO5
14	USB3TXP_U	38	GPIO4
15	U3TXVDD12	39	GPIO3
16	USB3RXN_D	40	SCLK_M
17	USB3RXP_D	41	SSn_M
18	USB3RXN_U	42	MOSI_M
19	USB3RXP_U	43	MISO_M
20	U3RXVDD12	44	VCC33
21	USB3TXN_D	45	GPIO_DBG1
22	USB3TXP_D	46	DCVCC120
23	DPD	47	DCVCC12I
24	DMD	48	DCVDD12FB

### Table 2 - VL671 QFN-40 Pin List

Pin	Pin Name	Pin	Pin Name
1	DCGND	21	DMU
2	LX	22	DPU
3	DCVDD5	23	VCCU
4	GPIO_DBG0	24	OSCXO
5	VCC33	25	OSCXI
6	GPIO2	26	VDD
7	GPIO1	27	STRP0
8	TESTEN	28	RESET#
9	LDOVDD33	29	VCC33
10	LDOVDD5	30	GPIO6
11	REXT	31	GPIO5
12	MVDD12	32	GPIO4
13	USB3TXN_U	33	GPIO3
14	USB3TXP_U	34	SCLK_M
15	U3TXVDD12	35	SSn_M
16	USB3RXN_U	36	MOSI_M
17	USB3RXP_U	37	MISO_M
18	U3RXVDD12	38	VCC33
19	DPD	39	GPIO_DBG1
20	DMD	40	DCVCC12



# Pin Descriptions

### **Signal Type Definition**

Name	Туре	Signal Description		
Input	I	A standard input-only signal		
Output	0	A standard active driver		
Input/Output	I/O	A bi-directional signal		
Analog bias	A <sub>BIAS</sub>	Analog bias or reference signal. Must be tied to external resis and/or capacitor bias network		
Power	PWR	A power pin		
Ground	GND	A ground pin		

### **Upstream USB Interface**

Pin Name	QFN48	QFN40	I/O	Signal Description
USB3TXN_U	13	13	0	USB 3.1 Differential Transmit Data-
USB3TXP_U	14	14	0	USB 3.1 Differential Transmit Data+
U3TXVDD12	15	15	PWR	Analog 1.2V Power
USB3RXN_U	18	16	I	USB 3.1 Differential Receive Data-
USB3RXP_U	19	17	I	USB 3.1 Differential Receive Data+
U3RXVDD12	20	18	PWR	Analog 1.2V Power
DMU	25	21	I/O	USB 2.0 Bus Data Minus(D-)
DPU	26	22	I/O	USB 2.0 Bus Data Plus(D+)

### **Downstream USB Interface**

Pin Name	QFN48	QFN40	I/O	Signal Description
USB3TXN_D	21	_	0	USB 3.1 Differential Transmit Data-
USB3TXP_D	22	_	0	USB 3.1 Differential Transmit Data+
USB3RXN_D	16	_	I	USB 3.1 Differential Receive Data-
USB3RXP_D	17	_	I	USB 3.1 Differential Receive Data+
DMD	24	20	I/O	USB 2.0 Bus Data Minus(D-)
DPD	23	19	I/O	USB 2.0 Bus Data Plus(D+)
VCCU	27	23	PWR	Analog 3.3V Power

## **Analog Command Block**

Pin Name	QFN48	QFN40	I/O	Signal Description
OSCXO	28	24	0	25M crystal output
OSCXI	29	25	I	25M crystal input
REXT	11	11	A <sub>BIAS</sub>	USB 3.1 reference resistor



### **Serial EEPROM Interface**

Pin Name	QFN48	QFN40	I/O	Signal Description
SCLK_M	40	34	0	Clock for SPI Master; Serial Flash Clock
SSn_M	41	35	0	Chip select for SPI Master; Serial Flash Chip Enable
MOSI_M	42	36	0	MOSI for SPI Master; Serial Flash Data Input
MISO_M	43	37	I	MISO for SPI Master; Serial Flash Data Output

## **General Purpose I/O and Miscellaneous**

Pin Name	QFN48	QFN40	I/O	Signal Description
RESET#	34	28	I	External Chip Reset
STRP0	33	27	I	Mode setting pin 0
NC	32, 31	_	_	Not Connected
GPIO1	7	7	I/O	General purpose input output pin, including PWM
GPIO2	6	6	I/O	General purpose input output pin, including PWM
GPIO3	39	33	I/O	General purpose input output pin
GPIO4	38	32	I/O	General purpose input output pin
GPIO5	37	31	I/O	General purpose input output pin
GPIO6	36	30	I/O	General purpose input output pin
GPIO_DBG0	4	4	I/O	General purpose input output pin
GPIO_DBG1	45	39	I/O	General purpose input output pin

### **Test Pin**

Pin Name	QFN48	QFN40	I/O	Signal Description
TESTEN	8	8	I	Test Mode Enable

### **Power and Ground**

Pin Name	QFN48	QFN40	I/O	Signal Description
DCGND	1	1	GND	Ground for internal DC-DC regulator
LX	2	2	0	1.2V voltage output for internal DC-DC regulator
DCVDD5	3	3	PWR	5.0V voltage input for internal DC-DC regulator
VCC33	5,35,44	5,29,38	PWR	3.3V IO power
LDOVDD33	9	9	PWR	3.3V voltage output for 5V to 3.3V LDO
LDOVDD5	10	10	PWR	5.0V voltage input for 5V to 3.3V LDO
MVDD12	12	12	PWR	1.2V Master analog power
VDD	30	26	PWR	1.2V Core power
DCVCC120	46	_	PWR	1.2V voltage for core power
DCVCC12I	47	_	PWR	1.2V voltage for core power
DCVDD12FB	48	_	I	1.2V feedback for internal DC-DC regulator
DCVCC12	_	40	PWR	1.2V voltage for core power



# **Electrical Specification**

### **Absolute Maximum Rating**

Symbol	Parameter	Min	Max	Unit	Note
T <sub>STG</sub>	Storage Temperature	-55	125	°C	_
TA	Ambient Temperature	0	70	°C	_
DCVDD5	Power Supply Voltage of 5V to 1.2V DC-DC	-0.3	5.5	V	_
LDOVDD5	Power Supply Voltage of 5V to 3.3V LDO	-0.3	5.5	V	_
V <sub>IN</sub>	Input Voltage at I/O pins	-0.3	3.63	V	_
V <sub>ESD</sub>	Electrostatic Discharge	_	2	kV	Human Body Model

Note: Stress above conditions may cause permanent damage to the device.

Functional operation of this device should be restricted to the conditions described.

### **Operating Conditions**

Symbol	Parameter	Min	Тур	Max	Unit	
DCVDD5	Power Supply Voltage of 5V to 1.2V DC-DC	4.5	5	5.5	V	
LDOVDD5	Power Supply Voltage of 5V to 3.3V LDO	4.5	5	5.5	V	
V <sub>CC33</sub>	Digital IO power 3.3V	3.135	3.3	3.465	V	
V <sub>CC12</sub>	Digital Core power 1.2V	1.14	1.2	1.26	V	
DCGND	Ground	_	0	_	V	

#### **General IO DC Characteristics**

Symbol	Parameter	Min	Max	Unit	Note
$V_{\mathrm{IL}}$	Input Low Voltage	-0.30	0.8	V	_
V <sub>IH</sub>	Input High Voltage	2.0	3.6	V	_
V <sub>OL</sub>	Output Low Voltage	_	0.4	V	IOL=15.8mA
V <sub>OH</sub>	Output High Voltage	2.4	_	V	IOH=26.5mA

### Internal 5V to 1.2V DC/DC Converter

Parameter	Min	Тур.	Max	Unit	Note	
Input Voltage	4.5	5.0	5.5	V		
Output Voltage	1.14	1.2	1.26	V		
Max. Output Current		450	520	mA		
Output Voltage Tolerance		+/- 5%				

### Internal 5V to 3.3V LDO Regulator

Parameter	Min	Тур.	Max	Unit	Note
Input Voltage	4.5	5.0	5.5	V	
Output Voltage	3.135	3.3	3.465	V	
Max. Output Current		50	100	mA	
Output Voltage Tolerance		+/- 5%			



### **External Crystal Electrical Characteristics**

Please refer to the Figure 4.

Symbol	Parameter	Min	Тур	Max	Unit
FL	Normal Frequency		25		MHz
	Oscillation Mode		Fundament	al	
	Frequency Tolerance	-30		30	ppm
	Aging	-5		5	ppm
CL	Loading Capacitance		12		pf
C0	Shunt Capacitance	1	3	7	pf
Rr	Effective Resistance			50	ohms





Figure 4 - 25MHz Crystal equivalent circuit and spec requirement

### **VL671 Built-in Regulator Power Sequence**



VL671 power sequence is Vbus -> 3.3V -> 1.2V.
Built-in 3.3V regulator is activated when Vbus is reaching 0.8V.

**T1:** 3.3V Rising time (0%-100%)

T2: Time interval between 3.3V and 1.2V

**T3:** 1.2V Rising time (0%-100%)



## **USB Full Speed DC/AC Characteristics**

Symbol	Parameter	Min	Max	Unit	Note	
V <sub>FSIH</sub>	Full-speed Input High	2.0		V	_	_
V <sub>FSIL</sub>	Full-speed Input Low		0.8	V	_	
V <sub>FSCM</sub>	Differential Common Mode Voltage	0.8	2.5	V	_	
V <sub>FSOL</sub>	Full-speed Output Low	0.0	0.3	V	_	
V <sub>FSOH</sub>	Full-speed Output High	2.8	3.6	V	_	_
T <sub>FSR</sub>	Full-speed Rise Time	4	20	ns	_	
T <sub>FSF</sub>	Full-speed Fall Time	4	20	ns	_	
V <sub>FSCRS</sub>	Full-speed Output Signal Crossover Voltage	1.3	2.0	V	_	

# **USB High Speed DC/AC Characteristics**

Symbol	Parameter	Min	Max	Unit	Note
$V_{HSSQ}$	High-speed squelch detection threshold	100	150	mV	_
V <sub>HSCM</sub>	High-speed data signaling common mode voltage	-50	500	mV	_
$V_{HSOI}$	High-speed idle level	-10	10	mV	_
$V_{HSOH}$	High-speed data high	360	440	mV	_
$V_{HSOL}$	High-speed data low	-10	10	mV	_
V <sub>CHIRPJ</sub>	Chirp J level	700	1100	mV	_
$V_{\text{CHIRPK}}$	Chirp K level	-900	-500	mV	_
Z <sub>HSDRV</sub>	Drive output resistance	40.5	49.5	Ω	_
T <sub>HSR</sub>	High-speed Rise Time	500		ps	_
T <sub>HSF</sub>	High-speed Fall Time	500		ps	_

## **USB Super Speed TX Characteristics**

Symbol	Parameter	Min	Max	Unit	Note	
V <sub>TX-DIFF-PP</sub>	Differential p-p Tx swing	0.8	1.2	V	<del>-</del>	
V <sub>TX-DE-RATIO</sub>	Tx de-emphasis	3.0	4.0	dB	_	
R <sub>TX-DIFF-DC</sub>	DC differential impedance	72	120	Ω	_	
V <sub>TX-RCV-DETECT</sub>	The Voltage Change allowed during Receiver Detection		0.6	V	_	
T <sub>TX-EYE</sub>	Transmitter Eye	0.625		UI	_	
T <sub>TX-DJ-DD</sub>	Tx Deterministic Jitter		0.205	UI	_	
R <sub>TX-DC</sub>	Transmitter DC Common Mode Impedance	18	30	Ω	_	
V <sub>TX-DC-CM</sub>	Transmitter DC Common Mode Voltage	0	2.2	V	_	
V <sub>TX-CM-AC-PP-ACTIVE</sub>	Tx AC Common Mode Voltage Active		100	mV	_	
V <sub>TX</sub> -IDLE-DIFF-AC-pp	Electrical Idle Differential P-P Output Voltage	0	10	mV	_	
V <sub>TX-IDLE-DIFF-DC</sub>	DC Electrical Idle Differential Output Voltage	0	10	mV	_	



# **USB Super Speed RX Characteristics (5.0 GT/s)**

Symbol	Parameter	Min	Max	Unit	Note
UI	Unit Interval	199.94	200.06	ps	UI does not account for SSC caused variations
R <sub>RX-DC</sub>	Receiver DC common mode impedance	18	30	Ω	DC impedance limits are needed to guarantee Receiver detect Measured with respect to ground over a voltage of 500mV maximum
R <sub>RX-DIFF-DC</sub>	DC differential impedance	72	120	Ω	
$Z_{\text{RX-HIGH-IMP-DC-POS}}$	DC Input CM Input Impedance for V>0 during Reset or power down	25k		Ω	Rx DC CM impedance with the Rx terminations not powered, measured over the range 0 – 500mv with respect to ground
$V_{\text{RX-LFPS-DET-DIFF}_{p-p}}$	LFPS Detect Threshold	100	300	mV	Below the minimum is noise Must wake up above the maximum
$V_{\text{RX-DIFF-PP-POST-EQ}}$	Differential Rx peak-to-peak voltage	30		mV	Measured after the Rx EQ function (Section 6.8.2)
t <sub>RX-TJ</sub>	Max Rx inherent timing error		0.45	UI	Measured after the Rx EQ function (Section 6.8.2)
t <sub>RX-DJ-DD</sub>	Max Rx inherent deterministic timing error		0.3	UI	Maximum Rx inherent deterministic timing error
C <sub>RX-PARASITIC</sub>	Rx input capacitance for return loss		1.1	pf	-
V <sub>RX-CM-AC-P</sub>	Rx AC common mode voltage		150	mV Peak	Measured at Rx pins into a pair of 50Ω terminations into ground Includes Tx and channel conversion, AC range up to 5 GHz
V <sub>RX-CM-DC-ACTIVE-IDLE-DELTA-P</sub>	Rx AC common mode voltage during the U1 to U0 transition		200	mV Peak	Measured at Rx pins into a pair of 50Ω terminations into ground Includes Tx and channel conversion, AC range up to 5 GHz



## Package Mechanical Specifications

QFN-48 Pb-free Maximum Temperature for IR Reflow

Parameter	Value	Unit
Maximum Temperature Tp	250	°C
Max Time within 5°C of Tp	30	seconds




Figure 5 - QFN 48L 6x6x0.85 mm Mechanical Specification



QFN-40 Pb-free Maximum Temperature for IR Reflow

Parameter	Value	Unit
Maximum Temperature Tp	250	°C
Max Time within 5°C of Tp	30	seconds




Figure 6 - QFN 40L 5x5x0.85 mm Mechanical Specification



# Package Top Side Marking




Figure 7 - VL671 Package Top Side Marking

# Ordering Information

Please contact VIA Labs sales representative or distributor in your region for ordering part number details.



Copyright © 2018 VIA Labs, Inc. All Rights Reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Labs, Inc. The material in this document is for information only and is subject to change without notice. VIA Labs, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.

All trademarks are the properties of their respective owners.

No license is granted, implied or otherwise, under any patent or patent rights of VIA Labs, Inc. VIA Labs, Inc. makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Labs, Inc. assumes no responsibility for any errors in this document. Furthermore, VIA Labs, Inc. assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.